Xilinx Virtex-6/Spartan-6 FPGA DDR3 Signal Integrity Analysis and PCB Layout Guidelines (WP420) - This white paper provides guidelines that are applicable to a large majority of designs based on signal integrity (SI) simulations that use IBIS models for Virtex-6 and Spartan-6 devices.