Xilinx Virtex-6/Spartan-6 FPGA DDR3 Signal Integrity Analysis and PCB Layout Guidelines (WP420)

Document ID

WP420

Release Date

2012-06-26

Revision

1.0 English