Pin Planning Methodology Guide - 14.7 English - The Pin Planning Methodology Guide recommends an Input/Output (I/O) pin planning methodology for Xilinx devices using the PlanAhead design analysis tool. - UG792
ug792_pinplan.pdf
- Document ID
- UG792
- Release Date
- 2013-04-10
- Version
- 14.7 English