Phase Locked Loop (PLL) Module (v2. 00a) Data Sheet(DS622) - 1.3 English - The Phase Locked Loop primitive in Virtex-5FXT parts is used to generate multiple clocks with defined phase and frequency relationships to a given input clock. - DS622

Document ID

DS622

Release Date

2009-06-24

Version

1.3 English