Constraints Guide - 14.7 English - The Constraints Guide describes constraints and attributes that can be attached to designs for Xilinx FPGA and CPLD devices. Timing constraints are discussed in the Timing Closure User Guide (UG612). - UG625

Document ID

UG625

Release Date

2013-04-01

Version

14.7 English