LogiCORE IP Clock Generator (v4.02a) Data Sheet - 4.02a English - The Clock Generator core takes in common clock requirement through its parameters and generates the architecture-specific clocking circuitry. The circuitry is implemented in a VHDL source. - DS614

Document ID

DS614

Release Date

2011-06-22

Version

4.02a English