Vivado Design Suite User Guide: Synthesis - 2017.1 English - Details using Vivado® synthesis to transform an RTL design into a gate-level netlist for implementation in a Xilinx® FPGA, using SystemVerilog, Verilog, and VHDL. Describes the use of Vivado synthesis in Project and Non-Project Modes, employing multiple synthesis strategies and design constraints.