Vivado Design Suite Tutorial: Design Analysis and Closure Techniques - 2013.4 English - Introduces the Vivado® simulator to interactively simulate and debug Xilinx® FPGA designs in the Vivado Integrated Design Environment (IDE). The Vivado simulator is an HDL simulator that lets you perform behavioral, functional, and timing simulations for VHDL, Verilog, and mixed-language designs.