Vivado Design Suite Tutorial: Design Analysis and Closure Techniques - 2013.3 English - Demonstrates analyzing and modifying a Xilinx® FPGA design in the Vivado® Design Suite to quickly improve design performance. Analyze resource utilization to find the best Xilinx FPGA device, perform early timing analysis to identify potential problems, and floorplan key logic to improve timing.