Integrated Interlaken up to 150G v2.0 Product Guide - 2.0 English - The core is a scalable chip-to-chip interconnect protocol designed to enable the following for use in select UltraScale™ and UltraScale+™ architectures. - PG169

Document ID

PG169

Release Date

2016-11-30

Version

2.0 English