The RCLK row, in the center of each clock region, appears as a gap in the FPGA. The following figure shows such a gap highlighted by a white rectangle. Do not mistake this gap as a valid fence.
Figure 1. RCLK Row Highlighted by White Rectangle That Looks like Fence,
but It Is Not
