The reference design includes a MicroBlaze™ soft processor core and peripheral IP cores to implement downloading the update.bin file. This section describes the system clocking topology, AXI Quad SPI core settings, STARTUPE3 primitive usage, and the constraints for post-configuration SPI flash memory access.