Zynq 7000 SoCs or 7 Series FPGAs Isolation Design Flow Lab (Vivado Design Suite) (XAPP1256)

Document ID
Release Date
1.3 English

This application note provides a step-by-step example of how to implement a complete IDF design for the Zynq 7000 SoC. All of the necessary IDF steps are shown, highlighting the rules and guidelines detailed in Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq 7000 SoCs (Vivado Tools) (XAPP1222). This lab gives details on how functions are to be isolated, specific differences between a normal partition flow and a design using the IDF, information on IDF-specific HDL code mnemonics, and trusted routing rules. A designer wishing to create an IDF design should find all the necessary details using this application note and XAPP1222.