The following figure shows the architecture of a CAM IP integrated with DRAM within a Versal device. The soft CAM IP performs search operations using FPGA resources, including LUTs, block RAM, and UltraRAM. Meanwhile, the programmable network on chip (NoC) and DRAM controller provide read access to the DRAM device.
Figure 1. Example DRAM-based CAM IP Implementation
