This chapter provides the hardware and software architecture of the 2D Filter accelerator integrated into a platform.