Figure 1. andn
Description
The contents of register rA are ANDed with the logical complement of the contents of register rB; the result is placed into register rD.
Pseudocode
(rD) ← (rA) ˄ (rB)Registers Altered
- rD
Latency
1 cycle