Figure 1. andl
Description
The contents of register rAL are ANDed with the contents of register rBL; the result is placed into register rDL.
Pseudocode
(rDL) ← (rAL) ˄ (rBL)Registers Altered
- rDL
Latency
- 1 cycle