This section describes the methods to determine the maximum frequency (FMAX) of IP operation within a system design. The method enables realistic performance reporting for any FPGA architecture. The maximum frequency of a design is the maximum frequency at which the overall system can be implemented without encountering timing issues.