Primitive: Configuration Data Access
- PRIMITIVE_GROUP: CONFIGURATION
- PRIMITIVE_SUBGROUP: USR_ACCESS
- Families: UltraScale, UltraScale+
Introduction
The USR_ACCESSE2 design element enables access to the 32-bit AXSS register within the configuration logic. This enables device logic to access static data that can be set from the bitstream. The primitive and functionality for the Kintex UltraScale and Virtex UltraScale FPGAs are identical to that for the 7 series.
The USR_ACCESSE2 register AXSS can be used to provide a single 32-bit constant value to the device logic. The register contents can be defined during bitstream generation, avoiding the need to recompile the design as would be required if distributed RAM was used to hold the constant. A constant can be used to track the version of the design, or any other information you require.
Port Descriptions
| Port | Direction | Width | Function |
|---|---|---|---|
| CCLK | Internal | 1 | Internal clock pin for timing. UltraScale+ only |
| CFGCLK | Output | 1 | Configuration Clock. |
| DATA<31:0> | Output | 32 | Configuration Data reflecting the contents of the AXSS register. |
| DATAVALID | Output | 1 | Active-High Data Valid. |
Design Entry Method
| Instantiation | Recommended |
| Inference | No |
| IP and IP Integrator Catalog | No |