Using This Guide - 2024.1 English

UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)

Document ID
UG949
Release Date
2024-05-30
Version
2024.1 English

This guide provides a set of best practices that maximize productivity for both system integration and design implementation. It includes high-level information, design guidelines, and design decision trade-offs for the following topics:

Board and Device Planning
Covers decisions and design tasks that AMD recommends accomplishing prior to design creation. These include I/O and clock planning, PCB layout considerations, device capacity and throughput assessment, alternate device definition, power estimation, and debugging.
Design Creation with RTL
Covers the best practices for RTL definition and IP configuration and management.
Design Constraints
Provides recommendations for creating proper timing, power, and physical constraints as well as specifying additional constraints, attributes, and other elements used during synthesis and implementation.
Design Implementation
Covers the options available and best practices for synthesizing and implementing the design.
Design Closure
Covers the various design analysis and implementation techniques used to close timing on the design or to reduce power consumption. It also includes considerations for adding debug logic to the design for hardware verification purposes.

This guide includes references to other documents such as the Vivado Design Suite User Guides, Vivado Design Suite Tutorials, and Quick-Take Video Tutorials. This guide is not a replacement for those documents. AMD still recommends referring to those documents for detailed information, including descriptions of tool use and design methodology.

This information is designed for use with the Vivado Design Suite, but you can use most of the conceptual information with the ISEĀ® Design Suite as well.