Need for Physical Synthesis - 2024.1 English

UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)

Document ID
UG949
Release Date
2024-06-26
Version
2024.1 English

To determine if a design would benefit from physical synthesis, evaluate timing after placement. Analyze failing paths for fanout. High fanout critical paths can benefit from fanout optimization. Additionally, high-fanout data, address, and control nets of large RAM blocks involving multiple block RAMs that fail timing after route_design might benefit from Forced Net Replication. For more information on physical synthesis, see this link in the Vivado Design Suite User Guide: Implementation (UG904).