Data Check - 2024.1 English

UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)

Document ID
UG949
Release Date
2024-05-30
Version
2024.1 English

The set_data_check command sets the equivalent of a setup or hold timing check between two pins in a design. For example, this constraint can be used to report timing on asynchronous interfaces. This command is ignored by the implementation tools and must only be used for timing reporting purposes, typically by expert users.