Controlling the Phase, Frequency, Duty-Cycle, and Jitter of the Clock - 2025.1 English - UG949
UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)
Document ID
UG949
Release Date
2025-5-29
Version
2025.1 English
This section provides techniques for fine-tuning the clock characteristics.