Timing Paths Example - 2025.2 English - UG906

The following figure illustrates the paths previously described. In this example, the design clock CLK0 serves as the board clock for both DIN and DOUT delay constraints.

Figure 1. Timing Paths Example