This chapter describes methods for analyzing synthesized designs and making targeted RTL and synthesis-level changes to improve quality of results (QoR). The techniques focus on identifying and addressing timing bottlenecks, optimizing memory structures, and restructuring critical logic to make better use of FPGA resources.