If the paths between the master clock and the auto-derived clock are expected to be synchronous, review the DPLL settings and connectivity to use the proper deskew configuration. If not, the clock domain crossing should be considered asynchronous and the design should have the proper logic synchronization in the destination clock domain.