This is an uncommon topology because cascaded latches typically involve latches that are sensitive to opposite levels to prevent data from crossing multiple latches during the same clock cycle. Review the topology of the latches. If this is the expected connectivity, confirm the behavior in hardware and use a multicycle path between the cascaded latches to increase the path requirement to a realistic value.