Review the design and remove any combinational logic from the asynchronous clock domain crossing path.