Path from Internal Sequential Cell to Output Port - 2025.2 English - UG906

In this path, data follows these steps:

1. A sequential cell inside the device, clocked by the source clock, launches the data.
2. The data propagates through internal logic and reaches the output port.
3. A clock on the board captures the data after an additional delay, known as the output delay (as defined by SDC).