In this timing path, data traverses the device without being latched inside the device. This is commonly called an in-to-out path.
- The input clock and output clock can be either a virtual clock or a design clock.
- Input and output delays are defined relative to that clock.