Multiple clocks are involved on the source or destination of a bus
skew constraint (refer to constraint position <position> in the Timing
Constraint window in the Vivado IDE). It is recommended to have only one source clock and one
destination clock per bus skew constraint. The first endpoint covered by the
constraint is <object>.