One or more multicycle paths are defined between registers
<cell_name1> and <cell_name2> with a direct connection and the CE pins connected to VCC
(refer to constraint position <position> in the
Timing Constraint window
in the Vivado IDE). This might result in an
inaccurate path requirement.