In the following figure, an asynchronous clock domain exists between
clk1 and clk2 and is properly synchronized with a
double-register logic synchronizer. However, each register of the synchronizer must have
the ASYNC_REG property applied to increase timing slack and improve
MTBF.
Figure 1. Missing Property on Synchronizer