This is the path the destination clock follows from its source (typically an input port) to the clock pin of the capturing sequential cell. If the timing path ends at an output port, there is no destination clock path.
The figure Destination Clock Path shows these three sections in a typical timing path.
Figure 1. Typical Timing Path
