The source and destination registers do not have their CE pin
controlled by a dynamic signal (CE pin tied to VCC).
Because there is a direct datapath connection between the source and destination
registers, the data on this path is captured based on a single-cycle path requirement.
The multicycle path defined on the path does not represent the behaviour in hardware and
might result in the design failing in hardware.