The CLK and CLKDIV pins of an
OSERDESE3 have a specific skew requirement that must not be
exceeded. Having the clock sources for CLK and CLKDIV
in a different SLR than OSERDESE3 can result in a clock path delay with
max skew violations.