The DRC lists latch cells that are not constrained by a timing clock, which impacts timing analysis coverage and accuracy. Incomplete timing analysis can lead to hardware failures.
The DRC lists latch cells that are not constrained by a timing clock, which impacts timing analysis coverage and accuracy. Incomplete timing analysis can lead to hardware failures.