When the output pin of a clocking primitive has multiple generated or auto-derived clocks, these clocks cannot be active on hardware at the same time. To align static timing analysis with hardware behavior, provide physically or logically exclusive clock group constraints between these clocks. Without these constraints, the tool times some clock pairs that cannot exist simultaneously in hardware.