For UltraScale devices, Vivado automatically derives clocks on the GT outputs based on the GT settings and the characteristics of the incoming master clock. This DRC warning indicates that Vivado could not perform this auto-derivation because the required primary clock on the GT input port is not defined. Without this clock, timing analysis does not include downstream logic driven by GT-related clocks.