A combinational timing loop occurs when the output of combinational logic feeds back to its input, creating a loop that infinitely cycles through the same path. This loop cannot be timed and unnecessarily increases the number of cycles. To address this, the Vivado Integrated Design Environment (IDE) disables the timing arc on the cell in the loop.