For proper bus skew timing analysis, it is recommended to have only one source
clock and one destination clock that reach the sequential elements specified inside the
set_bus_skew constraint.
For proper bus skew timing analysis, it is recommended to have only one source
clock and one destination clock that reach the sequential elements specified inside the
set_bus_skew constraint.