Synchronizer registers must have the ASYNC_REG property set to
TRUE to preserve the cells through logic optimization during
synthesis and implementation, and to optimize placement for improved mean time between
failure (MTBF) statistics.
The TIMING-10 violation is triggered when at least one of the first two synchronizer
registers is missing the ASYNC_REG property.