When the clocking topology involves clocks derived from parallel MMCMs or PLLs,
it is only safe to time when the clock divider (DIVCLK_DIVIDE) of each
CMB is set to 1. Any other value for DIVCLK_DIVIDE results in the loss
of the clock relationship between the parallel CMBs and the clock domain crossing
becomes asynchronous.