There should not be a false_path
, set_clock_group -asynchronous
, or set_max_delay -datapath_only
constraint on a synchronous clock domain
crossing. With such constraints, the paths will not be properly timed, the sign-off
timing will be inaccurate, and the design could fail in hardware.