A clock phase shift occurs when a clock waveform is delayed relative to a
reference clock because of special hardware in the clock path. In AMD FPGAs, this shift is typically introduced by MMCM or PLL primitives
when the output clock property CLKOUT*_PHASE is set to a
non-zero value.