Timing constraints define design frequency requirements and are written in Xilinx Design Constraints (XDC), which is based on the industry-standard SDC.
Without timing constraints, the Vivado Design Suite optimizes the design solely for wire length and routing congestion, and does not assess or improve design performance.