Clock Optimization - 2025.1 English - UG904

Vivado Design Suite User Guide: Implementation (UG904)

Document ID
UG904
Release Date
2025-05-29
Version
2025.1 English

Creates useful skew between critical path start and endpoints. To improve setup timing, buffers are inserted to delay the destination clock.