Although -clock is optional in SDC, Vivado
IDE requires it. Use a design clock or a virtual clock as the relative clock.
Recommended: When you use a virtual clock,
match its waveform to the related design clock at the output interface. That keeps
requirements realistic. A virtual clock lets you model jitter or source latency without
changing the design clock.
The output delay command options are as follows: