One or more XDC files pass timing constraints to the synthesis engine. Only the following constraints related to setup analysis affect synthesis results:
-
create_clock -
create_generated_clock -
set_input_delay -
set_output_delay -
set_clock_groups -
set_false_path -
set_max_delay -
set_multicycle_path