Set MARK_DEBUG on a net in the RTL to preserve it and make it
visible in the netlist. This lets you connect it to the logic debug tools at any
point in the compilation flow.
For more information, refer to Vivado Design Suite User Guide: Programming and Debugging (UG908).