The Vivado synthesis transforms the register transfer level (RTL) description of your design into a technology-mapped netlist. This process runs in several steps and includes timing-driven optimizations.
AMD FPGAs provide many logic features that you can use in different ways. Apply constraints to guide the synthesis engine toward a solution that meets all design requirements at the end of implementation.
The Vivado IDE synthesis uses four categories of constraints: